WINTER – 19EXAMINATION

Subject Name: Embedded System

Model Answer

Subject Code: 22532

Important Instructions to examiners:

MAHARASHTF (Autonomous) (ISO/IEC - 2700

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills.
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some guestions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q.	Sub		Answer									
No.	Q. N.							Scheme				
01		Attompt on	av FI	VE of the fol	llowing			10-Total				
Q.1		Attempt an	iy FI	VE of the fol	nowing:			Marks				
	a)	List out fou	ır typ	es of embed	ded systems.			2M				
	Ans:			le Embedded	-			(any 4:				
				Scale Embedo	•			¹ / ₂ mark				
		1	3. Sophisticated Embedded Systems									
			4. Stand Alone Embedded Systems									
				Embedded	•							
				d Embedded	•							
	•			nbedded Sys								
	b)			-	bedded system.			2M				
	Ans:	, U	gn and	Efficiency				(any 4:				
		2) Cost						¹ / ₂ Mark				
		3) Acces		•				each)				
		4) Maint										
		5) Redur	ndanc	les								
	c)	State the us	se of l	MAX 232 in	communication.			2M				
	Ans:				onverts from RS232 voltage	levels to TTL voltage l	evels &	Correct				
		vice versa in	n seria	al communica	ation			answer 2				
								Μ				
	d)	Illustrate ar	ny tw	o logical ope	erators used in C with their	r examples.		2M				
	Ans:	S	Sr	Operator	Bitwise logical operator	Example		(any 2 :				
		n	no:	•		-		1mark				
		1	1.	NOT	~	Y=~A		each)				
								,				
		2	2.	AND	&	Y=A&B						

		3. 0)R		Y= A B									
		4. E	EX-OR	<u>^</u>	Y=A ^B									
	e)	State two example		•		2M								
	Ans:	1.LynxOS.2.OSE.3.QNX.4.RTLinux.5.VxWorks.6.Windows C				(any 2: 1 mark each)								
	f)	Develop a 'C' program to transfer the data from port P0 to port P1.												
	Ans:	<pre>#include<reg51.h> void main (void) { unsigned char X; P0=0XFF; // P0 as i P1=0X00;//P1 as ou while(1) //do foreve { X = P0;//read port0 P1 = X;// output dat } </reg51.h></pre>	input port itput port er	-		(correct program : 2 marks) Any other correct program logic should be given marks								
	g)	Sketch nin-out dia	gram of L	M35 and label its pin.		2M								
	Ans:					2M								
Q.2		Attempt any THREE of the following:												
	a)	Compare features of PIC and AVR microcontrollers (any four)												
	Ans:	Parameters Bus width	TTAD	PIC 8/16/32-bit	AVR 8/32-bit	(any 4 features: 1 mark								
		Communication Protocols		T, USART, LIN, CAN, Ethernet, SPI, I2C	UART, USART, SPI, I2C, (special purpose AVR support CAN, USB, Ethernet)	each)								
		Speed		instruction cycle, operating equency upto 20MHz.	1 clock / instruction cycle, operating frequency up to									



			25MHz.	
	Memory	SRAM, FLASH,EEPROM	I Flash, SRAM, EEPROM	
	ISA	Some feature of RISC	RISC	
	Memory Architecture	Harvard architecture	Modified	
	Power Consumption	Low	Low	
	Families	PIC16,PIC17, PIC18, PIC24, F	PIC32 Tiny, Atmega, Xmega, special purpose AVR	
	Manufacturer	Microchip Average	Atmel	
	Popular Microcontrollers	PIC18fXX8, PIC16f88X, PIC32MXX	Atmega8, 16, 32, Arduino Community	
b)	Write a C languag and port 3 as inpu		d port 2 as output port and port 1	4M
Ans:	<pre>#include<reg51.h> void main (void) { unsigned char X,Y P0=0X00; // P0 as o P2=0X00; // P2 as o P1=0XFF;//P1 as in P3=0XFF;// P3 as i while(1) { X= P1; Y=P3; P0=X; P2=Y; }//end of while</reg51.h></pre>	putput port		 (correct program : 4 marks Any other correct program logic should be given marks as there are many other ways of
	}//end of main			writing
<u>c)</u>	, 	nous and asynchronous commu	nication (any four points)	writing same program
,	Compare synchro	nous and asynchronous commu		writing same program 4M
c) Ans:	Compare synchro SR NO. Syn	chronous communication	Asynchronous communication	writing same program 4M (any 4
·	Compare synchro SR NO. Syn 1. Sing	-		writing same program 4M



	BOARD OF TECHNICAL EDUCATION
Artaraen . Ivanin a	:tified)

		3.	Start and stop bits are not used	Start and stop bits are used					
		4.	Used for data transfer rate ≥ 20	Used for data transfer rate ≤ 20					
			Kbps	Kbps					
		5.	Used for transferring block of data at	Used to transfer one character at a					
		5.	a time	time					
		6	Character is received at a constant						
		6.		Character is received at a any rate					
		7		Mana milabla					
		7.	Less reliable	More reliable					
		-	need to consider following factors in de rocessor	esign matrix of embedded system:					
	d)	()	emory		4 M				
	u)		ower		4141				
			on- recurring engineering cost.						
	Ans:	register w The clock Powerful 2. Memory: provision ROM, EE systems ca 3. Power : lifetime o heat 4. NRE cos designing	 idth required. Powerful 8bit, 16 bit, 32 speed and memory addressing capabilit DSPs are available for real time analysis Designer has to make an estimate for for expansion. There are different types CPROM etc. Flash memories are used in target hardware system. It is the amount of power consumed if battery, or cooling requirements of the t (Non-Recurring Engineering cost): the system. Once system is desig 	election of processor depends upon amount of processing power and the required. Powerful 8bit, 16 bit, 32 bit & 64bit processors are available. ed and memory addressing capability is also measure of processor power. 's are available for real time analysis of audio and video signals signer has to make an estimate for memory requirement and must make expansion. There are different types of memories in a system, like RAM, OM etc. Flash memories are used in embedded system; hence operating					
Q.3		Attempt any	THREE of the following:		12-Total Marks				
	a)	Sketch circuit diagram showing interfacing of one 7-segment display to 89C51. Write a 'C' program to display 'F' and 'Fi' alternately.							
	Ans:	Note :							
		n agament display, nugaran is written							
		· Since I	e camilor de ansprayea mismigre argit de re	n segment display, program is written					
			ay F and E alternately.	n segment display, program is written					
		to displa							
		to displaBoth con	ay F and E alternately.						
		to displa Both congiven if	ay F and E alternately. mmon anode and common cathode inter	facing is given here. Marks to be					



MAHARASHTF (Autonomous) (ISO/IEC - 2700

		C3 10uF/10V 9 8.2K 19 92MHz 18	RST A XTAL1 XTAL2	KC1 T89551	40 P1.0 1 P1.1 2 P1.2 3 P1.3 4 P1.3 5 P1.4 5 P1.4 6 P1.5 7 P1.6 7 P1.7 8	R3 R4 R5 R6 R7 R8 R8 R7 R7 R8 R7 R7 R8 R7 R7 R8 R7 R7 R8 R7 R7 R8 R7 R7 R8 R7 R7 R8 R7 R7 R8 R7 R7 R8 R7 R7 R8 R7 R7 R8 R7 R7 R8 R7 R7 R7 R7 R8 R7 R7 R8 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7 R7	s	a b c d e f g h	D1 mmon cathode gment LED display
DISPLAY	DP	G	F	E	D	C	В	A	HEX VALUE
F	0	1	1	1	0	0	0	1	0x71
E	0	1	1	1	1	0	0	1	0x79
Void main() { Led = 0x00 while(1) { Led = Delay Led = Delay } Void Delay()	0x71; (); 0x79;								

BOARD OF TECHNICAL EDUCATION

MAHARASHTF (Autonomous) (ISO/IEC - 2700

	$ \begin{array}{c cccc} & & & & & & & & & & & & & & & & & & &$	0 Ohm b c	s	
	DISPLAY DP G F E D C	B A	HEX VALUE	
	F 1 0 0 1 1	1 0	0x8E	
	E 1 0 0 0 1	1 0	0x86	
	<pre>{ Led = 0x00; while(1) { Led = 0x8E; Delay(); Led = 0x86; Delay(); } } Void Delay() { } </pre>			
	Unsigned int x,y; for(y=0;y<10;y++) for(x=0;x<1275;x++);			
b)	Explain the term 'Deadlock'. State reason of occurance.			4 M
Ans:	 A deadlock is a situation where in two or more competing other to finish, and thus neither ever does. Assume thread/process T1 has exclusive access to resource Thread/ process T2 has exclusive access to resource R2. 		s are each waiting for the	2M f Dead k

N I re I	Causes of Deadlock Mutual exclusion: only one process at a time can use a resource	
	 Hold and wait: A process holding at least one resource is waiting to acquire additional resources held by other resources No preemption: A resource can be released only voluntarily by the process holding it after that process has completed the task Circular wait: A set of processes- P1 to PnP1 waiting for the resource held by P2, P2 waiting for resource held by P3 etc. 	4M
-	Explain the process of handshaking in RS232 standard based communication.	4111
() E A 1 tt 2 3 tt 4 () 5 () () tt 6 e 7 p	 RS232 monitoring hardware establishes a connection between data terminal equipment (DTE) and data communication equipment (DCE). In order to link these devices, an RS232 D9 pinout is essential, as this pinout will allow you to connect two devices successfully. An RS232 pinout 9 pin cable features nine pins: Data Carrier Detect – After a data terminal is detected, a signal is sent to the data set that is going to be transmitted to the terminal. Received Data – The data set receives the initial signal via the receive data line (RxD). Transmitted Data – The data terminal gets a signal from the data set, a confirmation that there is a connection between the data terminal and the data set. Data Terminal Ready – A positive voltage is applied to the data terminal ready (DTR) line, a sign that the data terminal is prepared for the transmission of data. Signal Ground – A return for all the signals on a single interface, the signal ground (SG) offers a return path for serial communications. Without SG, serial data cannot be transmitted between devices. Data Set Ready – A positive voltage is applied to the data set can be completed. Request to Send – A positive voltage indicates the request to send (RTS) can be performed, which means the data set is able to send information to the data terminal without interference. 	

		distant modem, a clear to send (CS) signal ensures the data terminal recognizes that communications can be performed. 9. Ring Indicator – The ring indicator (RI) signal will be activated if a modem that operates as a data set detects low frequency. When this occurs, the data terminal is alerted, but the RI will not stop the flow of serial data between devices.				
	d)	d) Write a 'C' language program to mask the upper four bits of the data given in port and write the answer in port 1.	4 M			
	Ans:	<pre>#include<reg51.h> Void main() { unsigned char a ,b; P0 = 0xff; //P0 as an input port P1 = 0x00; //P1 as an output port while(1) { a = P0; b=a & 0x0F; //masking lower 4 bit P1=b; } (For any other logic marks can be given)</reg51.h></pre>				
Q.4		Attempt any THREE of the following :	12- M			
	a)	Write 'C' program to generate delay of 50msec for microcontroller 89C51 with crystal frequency of 11.0592 MHz.	4M			

MAHARASHTI (Autonomous) (ISO/IEC - 2700

Ans:	Use Timer 0, mode 1 (16-bit) to create the delay. Assume XTAL=11.0592 MHz=> T=1.085µs Count=50 ms/1.085µs =46083	1M for count
	Initial count = 65536-46083 =19453, Count in Hex = 4BFDH	calculati
		on, 3M
	#include <reg51.h></reg51.h>	for
	void Delay(void);	Progra
	sbit mybit=P1^5;	m
	void main(void)	
	while (1)	
	$mybit = \sim mybit; //toggle P1.5$	
	Delay();	
	}}	
	void Delay(void)	
	{	
	TMOD=0x01; // Timer 0, mode 1	
	TL0=0xFD;	
	TH0=0x4B;	
	TR0=1; while (TF0==0);	
	TR0=0;	
	TF0=0;	
	}	
	(For any other logic marks can be given)	
b)	List out eight features of USB.	4 M
Ans:	The Universal Serial Bus has the following features:	4 points
	• The computer acts as the host.	1M eac
	• Up to 127 devices can connect to the host, either directly or by way of USB hubs.	
	• Individual USB cables can run as long as 5 meters; with hubs, devices can be up to 30	
	meters (six cables' worth) away from the host.	
	 With USB 2.0,the bus has a maximum data rate of 480 megabits per second (10 times 	
	the speed of USB 1.0).	
	• A USB 2.0 cable has two wires for power (+5 volts and ground) and a twisted pair of	
	wires to carry the data. The USB 3.0 standard adds four more wires for data	
	transmission. While USB 2.0 can only send data in one direction at a time (downstream	
	or upstream), USB 3.0 can transmit data in both directions simultaneously.	

		• Low-power devices (such as mice) can draw their power directly from the bus. High-	
		power devices (such as printers) have their own power supplies and draw minimal	
		power from the bus. Hubs can have their own power supplies to provide power to	
		devices connected to the hub.	
		• USB devices are hot-swappable , meaning you can plug them into the bus and	
		unplug them any time. A USB 3.0 cable is compatible with USB 2.0 ports you	
		won't get the same data transfer speed as with a USB 3.0 port but data and power	
		will still transfer through the cable.	
		 Many USB devices can be put to sleep by the host computer when the computer 	
		enters a power-saving mode.	
-		Draw the interfacing diagram of ADC with 89C51 and state the function of SOC,	43.6
	c)	EOC and OE pins.	4M
	Ans:	 SOC [Start of conversion]: When High to low signal is appearing to this pin of ADC; ADC then starts conversion. EOC [End of conversion]: ADC sends this high EOC signal to Micro-Controller to indicate completion of conversion. OE [Output Enable]: When a high signal is applied to this pin, the output latch of ADC get enables and the converted data is then available to Micro-Controller. 	function s – 1M each
		P1.0-1.7 P3.0 P3.1 8051 P3.2 P3.6 P3.6 P3.6 P3.6 P3.6 P3.6 P3.6 P3.6 P3.6 P3.6 P3.7 D0-D7 ADD A ADD B ADD C START ADC 0808 ALE Output Enable EOC Clock	diagram – 1M
	d)	Explain 'CAN' bus protocol and list out its two applications.	4M
	Ans:	Controlled Area Network [CAN]:- Can is mainly used in automotive electronics. CAN bus is a standard bus in distributed network. It has a bi-directional serial line which receives or sends a bit at an instance by operating at maximum rate of 1Mbps. It employs a twisted pair connection to each node. The pair can run to a maximum length of 40m.	explanat ion – 3M, applicati ons – ½ M each
		Bus S Data Frame idle S F Data Field CRC D A CK Field CRC Field ACK Field	



	2.00		
		Field and its Description of each field in CAN frame	
		Length It is called arbitration field. It contains the packet 11-bit destination address and the RTR [Remote Transmission Request].	
		When this bit is at 1 this indicates the packet is for the destination	
		address. If this packet for request for a data from a device defined	
		by identifier. The device is at destination address specified in the field.	
		2^{nd} field of 6 bits It is called a control field. The 1^{st} bit id the identifier extension. The 2^{nd} bit is always 1, and the last 4 bits are code for data length.	
		3 rd field of 0-64 Its length depends on data length code in the control field. bits	
		4 th field of 16- bits { 3 rd if data field has no bit	
		present} 5 th field of 2 bits 1 st field is the ACK slot. The sender sends it as 1 and RX sends	
		5 st held of 2 bits 1 st held is the ACK slot. The sender sender sender is a 1 and KX sends back 0 in this slot when the receiver detects an error in the reception. Sender after sensing 0 in the ACK slot transmits the data	
		frame. The 2 nd bit is the ACK delimiter bit. It signals the end of the	
		ACK field. If the transmitting node does not receive and ACK of data frame within a specified time slot it should retransmit.	
		6 th field of 7-bits It is for end of the frame specification and has seven 0's.	
		Applications: Copiers, Telescopes, Medical instruments, Elevator controllers, Automobile industry.	
	e)	Sketch interfacing diagram to interface LCD display with 89C51.	4M
	Ans:	P1.0 7 D0 P1.1 8 D1	4M
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Q.5		Attempt any TWO of the following:	12
			Total Marks
	(a)	Explain resource allocation and interrupt handling function of RTOS.	6M
	Ans:	i) Interrupt Handling:	
		1. Normal program execution	3М-
		3. Processor state saved 4. Interrupt routine runs	Interrup
		occurs	t
		6. Processor state restored	Handlin
		7. Normal program	g ,
		execution resumes	3M-
		•	Resourc
		When an interment a course interment Queries Destines (IQD):	e
		When an interrupt occurs, interrupt Service Routines (ISR) is run. Most interrupt routines in RTOS Copy peripheral data into a buffer, Indicate to other code	Allocati
		that data has arrived and Acknowledge the interrupt (tell hardware)	on
		RTOS normally disable the interrupts while handling critical section and enable after the critical section has been executed. Interrupt latency is a factor to look for, when selecting a	
L	1		1

	 RTOS. Interrupt latency = Maximum amount of time interrupts are disabled+ time to start execution of first instruction of ISR. It is desirable that RTOS should have minimum interrupt latency ii) Resource allocation: Sharing of resources by competing tasks as per their execution schedules is a function RTOS. This means that tasks should have the required resources allocated to them whenever they are needed. The Operating System allocates resources when a task need them. When the task terminates, the resources are de-allocated, and allocated to other tasks that need them. Resources can be allocated in Round Robin method or Priority based. Some resources are non-Pre emptible eg. Mutex. In Round Robin, tasks are scheduled in FIFO manner. Fixed Time quantum is given to the tasks after which it is pre-empted. Priority Scheduling, resources are allocated to processes according to priorities. 	
(b)	Write a 'C' language program for 89C51 to generate triangular waveform.	6M
Ans:	<pre>Program: #include < reg51.h> unsigned chard; void main(void) { for(d=255; d>0; d) { P1 = d; } }</pre>	2M- Diagram , 4M- Progra m

MAHARASHTI (Autonomous) (ISO/IEC - 2700

		(For any other relevant logic marks can be given)	
	(c)	Write a 'C' language program for serial communication to transfer letter 'M' serially	6M
	(0)	at 9600 baud continuously.	UIVI
	Ans:	<pre>#include <reg51.h> void main(void) { TMOD = 0x20; //Initialize timer 1 in mode 2 TH1 = 0xFD; //baud rate 9600</reg51.h></pre>	4M Progra m, 2 M commen
		SCON = 0x50; //start serial communication (8bit, 1 stop bit, REN)	ts
		TR1 = 1; //start timer 1 while(1)	
		SBUF='M'; // place value in buffer while(TI==0);	
		TI=0; // clear TI	
Q.6		Attempt any TWO of the following:	12Total Marks
	(a)	List out characteristics of RTOS and explain any four characteristics.	6M
	Ans:	Characteristics of RTOS: 1. Reliability	2M list,
		 Consistency Predictability Performance Scalability Compactness Reliability: A reliable system is one that is available (continues to provide service) and does not fail. Embedded systems and hence RTOS used in such systems must be reliable. Consistency: A key characteristic of an RTOS is the level of its consistency concerning the amount of time it takes to accept and complete an application's task; the variability is 'jitter'. A 'hard' real-time operating system has less jitter than a 'soft' real-time operating system. Predictability: The RTOS used in this case needs to be predictable to a certain degree. The term deterministic describes RTOSes with predictable behavior, in which the completion of operating system calls occurs within known timeframes. Performance: This requirement dictates that an embedded system must perform fast enough to fulfill its timing requirements. Scalability: Because RTOSes can be used in a wide variety of embedded systems, they must be able to scale up or down to meet application-specific requirements. Compactness: In embedded systems, where hardware real estate is limited due to size and costs, the RTOS clearly must be small and efficient. In these cases, the RTOS 	1M each characte ristic explanat ion
	(b)	memory footprint can be an important factor. Compare: (i) RISC with CISC processor	6M

	(ii)	Harwar	d with Von Neuman archite	cture.	
Ans:	i)	RISC w	ith CISC processor		1M each
		SR. NO.	RISC	CISC	
		1	Reduced instructions take 1 cycle	Complex instructions require multiple cycles	
		2	Only Load and Store instructions can reference memory	Many instructions can reference memory	
		3	Uses pipelining to execute instructions	Instructions are executed one at a time	
		4	Many general registers	Few general registers	
		5	Emphasis on software	Emphasis on hardware	
	ii)	Sr.No	d with Von Neuman archite	· · ·	
	ii)			Program Data CPU Data Mem	
	ii)	Sr.No	CPU	Program Data CPU CPU Mam	
	ii)	Sr.No	CPU	Program Data CPU Data Mem ory	
	ii)	Sr.No	Von Neumann architecture CPU Data Program and data memory The Van Neumann architecture uses single	Harvard architecture Program Data CPU Data Data Mem ory Address The Harvard architecture uses physically separate	
	ii)	Sr.No 1 2	Von Neumann architecture CPU Data Program and data Address memory The Van Neumann architecture uses single memory for their instructions and data. Requires single bus for instructions and data Its design is simpler Its design is simpler	Program Data Data Data Memory Address Data Ory The Harvard architecture uses physically separate memories for their instructions and data. Requires separate & dedicated buses for	
	ii)	Sr.No 1 2 3	Von Neumann architecture CPU Data Program and data memory The Van Neumann architecture uses single memory for their instructions and data. Requires single bus for instructions and data Its design is simpler Instructions and data have to be fetched in	Harvard architecture Program Data CPU Data Data Memory Address Address Ory The Harvard architecture uses physically separate memories for their instructions and data. Requires separate & dedicated buses for memories for instructions and data.	
	ii)	Sr.No 1 2 3 4	Von Neumann architecture CPU Data Program and data memory The Van Neumann architecture uses single memory for their instructions and data. Requires single bus for instructions and data Its design is simpler Instructions and data have to be fetched in sequential order limiting the operation	Harvard architecture Program Data Data Data Memory Address Address Ory The Harvard architecture uses physically separate memories for their instructions and data. Requires separate & dedicated buses for memories for instructions and data. Its design is complicated Instructions and data can be fetched simultaneously as there is separate buses for instruction and data which increasing operation	

